Tag: "Platform"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

Output HSMC pin via Ethernet port on DE10 Standard FPGA by greenlantern01 New Contributor I in Programmable Devices 03-27-2024 0 18	0	18
Chips & Salsa: Intel Security Advisories for March 2024 by IPAS_Security Employee in Security 03-12-2024 0 0	0	0
Loading and Starting a Linux* Kernel in Five Different Ways by Jakob_Engblom Employee in Software 02-13-2024 0 0	0	0
Introducing RISC-V* in the Simics® Simulator by Jakob_Engblom Employee in Software 12-11-2023 1 3	1	3
How the Intel® Simics® Simulator Executes Instructions by Jakob_Engblom Employee in Software 11-11-2023 0 0	0	0
WHEA 17: A corrected hardware error has occurred. Freezing/No Signal by Tj_Morrison Beginner in Processors 10-06-2023 0 1	0	1
Quartus 18.1 Lite Platform Designer DDR3 Controller can't build when WSL is enabled by MoZdk New Contributor I in Programmable Devices 08-14-2023 0 3	0	3
Threading and the Simple RISC-V* Virtual Platform by Jakob_Engblom Employee in Software 07-13-2023 0 0	0	0
Connecting Avalon Streaming signals to Signal Tap Logic Analyzer by treble99 New Contributor I in Intel® Quartus® Prime Software 06-29-2023 0 3	0	3
Configuring and Testing RISC-V* Instruction Set Extensions (with the Intel® Simics® Simulator) by Jakob_Engblom Employee in Software 06-28-2023 0 0	0	0
May 2023 Security Advisories by IPAS_Security Employee in Security 05-09-2023 0 0	0	0
For some weird reason, I was unable to install Intel XTU on a X series processor?! by tomfan203 Beginner in Processors 04-01-2023 0 2	0	2
Version Control of Quartus Projects with .qsys and .ip files by anrfpga Novice in Intel® Quartus® Prime Software 02-07-2023 0 4	0	4
Platform Designer problem WSL by elamre Beginner in Intel® Quartus® Prime Software 12-14-2022 0 3	0	3
Frequently Asked Questions on Intel vPro®-Based Devices for Education by Michael_Campbell Employee in Education 09-19-2022 0 0	0	0
Platform Designer - "Assign Interrupt Numbers" function - Always activate or not? by Amir3 New Contributor I in FPGA, SoC, And CPLD Boards And Kits 09-15-2022 0 2	0	2
No .sof file generated for F-Tile Example Design by allenS1 Employee in Programmable Devices 08-29-2022 0 4	0	4
Drawing out address/data signals in ported ARM Cortex on FPGA by DidYouCatchThat Novice in FPGA Intellectual Property 08-15-2022 0 4	0	4
Platform Recommendation by Ruvimp Novice in Embedded Connectivity 07-08-2022 0 4	0	4
Validating Redis Enterprise Operator on Bare-Metal with Red Hat OpenShift by Ben_Han Employee in Big Ideas 05-20-2022 2 0	2	0
Intel Atom x6000 series (with PTT) in China by Cpt-Kork Beginner in Embedded Intel Atom® Processors 04-07-2022 0 2	0	2
Error: s0: Error during execution of "{C:/intelfpga/20.1/quartus/../nios2eds/Nios II Command Shell.b by SThor8 New Contributor I in Nios® V/II Embedded Design Suite (EDS) 01-24-2022 1 47	1	47
keernel_system.qsys file is missing by nikhl Novice in FPGA Intellectual Property 01-04-2022 0 4	0	4
Interface to User Logic in Qsys by StefMon Novice in Intel® Quartus® Prime Software 11-18-2021 0 10	0	10
HAN Pilot Platform, filesystem not load by alex2222222222222 Beginner in FPGA, SoC, And CPLD Boards And Kits 08-08-2021 0 1	0	1