Tag: "Pragma"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

	Loop unrolling doesn't improve the processing time of radix-4 butterfly by JBorr6 Novice in Intel® Quartus® Prime Software 07-09-2020 0 1	0	1
	Reducing initiation interval, relaxing loop-carried dependency by SChun19 Beginner in Intel® High Level Design 05-11-2020 0 15	0	15
	DevCloud: OneAPI vector-add example parallel execution is much slower than the scalar one by GNL Beginner in Intel® High Level Design 04-30-2020 0 8	0	8
	What does Performance saturation mean when we Increase SIMD size? by MAsla5 Beginner in Application Acceleration With FPGAs 02-20-2020 0 10	0	10
	Serialization problem with code blocks without dependency by YChoi1 Beginner in Intel® High Level Design 01-19-2020 0 2	0	2
	Shift register implementation by ADua0 Beginner in Application Acceleration With FPGAs 01-09-2020 0 1	0	1
	report shows no DSP usage for OpenCL kernel by amrmesh Beginner in Intel® High Level Design 12-15-2019 0 10	0	10
	question about RTL to openCL kernel interface by zjinf New Contributor I in Application Acceleration With FPGAs 11-27-2019 0 5	0	5
	Multiple reflexive access from channel by KYENS Beginner in Intel® High Level Design 10-08-2019 0 8	0	8
	Error compiling ssd-caffe during make install the NCS by iworl1 Beginner in Intel® Distribution of OpenVINO™ Toolkit 08-12-2019 0 7	0	7
	What is the most effective way to copy subsets of arrays between local and global memory? by WWP00 Beginner in Programmable Devices 07-23-2019 0 3	0	3
	Division in HLS doesn't work by MAlek2 Beginner in Intel® High Level Design 07-09-2019 0 6	0	6
	How to add the number of work items in flight for the NDRange kernel? by hiratz Novice in Application Acceleration With FPGAs 06-07-2019 0 24	0	24
	Logic overutilization of LUTs by SBioo Beginner in Application Acceleration With FPGAs 05-31-2019 0 3	0	3
	Double buffering by ADua0 Beginner in Application Acceleration With FPGAs 05-27-2019 0 2	0	2
	Intel opencl Dynamic profiler report by ADua0 Beginner in Application Acceleration With FPGAs 04-20-2019 0 19	0	19
	The weird aggressive aocl optimization "removing unnecessary storage to local memory" by hiratz Novice in Application Acceleration With FPGAs 04-19-2019 0 41	0	41
	Host pipe feature on AOC version 17.1 by yluo01 Beginner in Intel® High Level Design 04-02-2019 0 9	0	9
	Set up a C++ project in VS2017 from scratch by JAlli3 Novice in Items with no label 03-02-2019 0 4	0	4
	Double Buffering on Intel FPGA? by RJin1 Beginner in Application Acceleration With FPGAs 02-01-2019 0 1	0	1
	OpenCL error on code compilation by FCive New Contributor I in Intel® Quartus® Prime Software 01-22-2019 0 24	0	24
	How to tell the compiler that store operations are not dependent? by NSriv2 Novice in Intel® Quartus® Prime Software 12-20-2018 0 5	0	5
	problem in streaming access to global memory in OpenCL by hamze60 New Contributor I in Intel® Quartus® Prime Software 10-20-2018 0 4	0	4
	ND-Range kernels vs SingleThread? by SBioo Beginner in Intel® Quartus® Prime Software 10-17-2018 0 11	0	11
	Does the local memory usage increase with banking and coalescing? by mvemp Novice in Intel® Quartus® Prime Software 08-28-2018 0 5	0	5