Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™

Ftile in AGFB008R24

Tao_jiang
Beginner
616 Views

hi,

now AGFB008R24C will be used for eCPRI interface, only two SFP interface connecting with F tile, target to use the last two channel in one Tile and keep the first two channel in Ftile are idle, such as FGTR_RX_Q3_CH[3:2] are connected with SFP, FGT_RX_Q3_CH[1:0] are not used, can we use like this? thanks.

Labels (1)
0 Kudos
2 Replies
Kshitij_Intel
Employee
521 Views

Hi,


To know, is your channel placement is supported or not. Please use the F-Tile Channel Placement Tool for your PMA channel placement. Tool can be found here https://www.intel.com/content/dam/altera-www/global/en_US/others/literature/hb/agilex/f-tile-channel-placement-tool.xlsx


Also, please refer to the user guide for more info on this.


Thank you,

Kshitij Goel


0 Kudos
Kshitij_Intel
Employee
478 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you,

Kshitij Goel


0 Kudos
Reply