Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
664 Discussions

State Machine File input and output ports.

Spurthy
Novice
494 Views

I am using Quartus Prime for generating HDL code from state diagram drawn using state machine file editor, was wondering if the inputs and outputs can be more than 1 bit, as there is no option for setting the bit size while drawing the state diagram. 

Thanks in advance.

0 Kudos
2 Replies
ShengN_Intel
Employee
449 Views

Hi,


You may check this video link https://www.youtube.com/watch?v=08YHxtSI3Bk&t=127s at 2.04. In State Machine Wizard, you may change the input bit size by writing for example like this <name>[4:0]


Thanks,

Best Regards,

Sheng


0 Kudos
ShengN_Intel
Employee
400 Views

Hi,


Let me know if you have any further update or concern?


Thanks,

Best Regards,

Sheng


0 Kudos
Reply