Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16614 Discussions

Packing DSP blocks

Altera_Forum
Honored Contributor II
‎11-18-2013 09:55 PM
1,276 Views

On 3-12 of Stratix V manual it states each DSP block can support 3 independent, 9x9 multipliers. When I synthesize it puts them in 3 separate DSP blocks. How do I get it to pack it into 1 DSP block? 

 

I found this solution for 18x18, but it does not work. 

 

http://altera.com.my/support/kdb/solutions/rd11052012_734.html
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-18-2013 10:13 PM
318 Views

I recently had this same question. You have to assign the logic to a "LogicLock" region. 

 

See the instructions in this thread for how to do it: 

 

http://www.alteraforum.com/forum/showthread.php?t=42904 

 

Cheers, 

Dave
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.