Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16612 Discussions

Quartus II Simulator keeps old waveforms and nodes during simulation

Altera_Forum
Honored Contributor II
‎05-04-2011 04:27 AM
1,382 Views

For some reason during simulation, the signals in my .vwf don't match what are in the simulation results, and the sim results have extra/different nodes that I don't even have selected. Does anybody know why this is? I am not using certain nodes in the VWF however they appear in the results anyways.. am I don't something wrong? This is getting awfully annoying, I end up creating a new VWF to get rid of them. (See attachments for an example) 

 

Thanks
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-07-2011 11:44 PM
292 Views

Are you sure you've selected the correct simulation input file? 

 

Assignments 

Settings 

Simulator Settings 

Simulation Input
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.