Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12606 Discussions

DMA FIFO depth

Altera_Forum
Honored Contributor II
‎12-22-2005 08:07 PM
941 Views

Hi, 

 

I have a stupid question that I hope you can help me out. 

 

The Nios II documentation on DMA wrote that the DMA controller of SOPC Builder has "a shallow default depth 2". What does this "2" mean, bit or byte or??? 

 

Thank you first.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.