- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi to everyone,
i have some problems with the FIFO and reading DMA transactions. After the transaction, and i dumped the data on the screen. At the very beginning i find some data (2 or words), which doesn't belong to the data i put into the FIFO. Futhermore on several position a single datum is missing and the very next datum has been reading twice. If readout the FIFO with CPU (readl(...)) all is fine, so the data in the FIFO is OK. Any ideas? Thanks a lotLink Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In SOPC, check that your avalon switch fabric is properly connected to your DMA port.
Not sure if this is your problem, but its a common thing to forget when using DMA: henning- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
> I have some problems with the FIFO and reading DMA transactions.
Have you check for interference with the cache ? (if you have one) If you have cache on Data, there are precautions to take to ensure the consistency of the external memory. Hope this helps, Bert- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Henning, hello Bert.
First of all i like to thank you for your ideas. <div class='quotetop'>QUOTE </div> --- Quote Start --- >If you have cache on Data, there are precautions to take to ensure the consistency of the external memory<[/b] --- Quote End --- i'm using a Nios/f core. To check if it's a cache issue i downgraded the core and removed the cache. the error remains. <div class='quotetop'>QUOTE </div> --- Quote Start --- In SOPC, check that your avalon switch fabric is properly connected to your DMA port.[/b] --- Quote End --- I will go after the connections (again and again :-)). ________ Meanwhile i verified that Memory is OK: I made a testpattern, which i copy from onchip ram to SDRAM and back, and from SDRAM to SDRAM. Hopefully someone else has hint or better a solution. Are there some known issues about configurations, which should be avoided. I will check everything step by step... Thanks Helmar- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Problem solved...
the problem isn't FIFO. It seems that it is an "electrical" problem. so far it seems to work now. thanks everyone for trying to help me out. Best Regards Helmar
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page