uCOS-II foot print and port interrupt latency

Nios® V/II Embedded Design Suite (EDS)

Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++

uCOS-II foot print and port interrupt latency

936 Views

Hi everyone,

I am new here. I am planning to buy a set of Nios II Development Kit (Stratix II Edition) for a stringent memory requirement project development. Can anyone shed some lights on the uCOS-II (any other small foot-print RTOS available?) foor print size and interrupt/task swtich latency of the port? Also the TCP/IP stack size and performance on top of the uCOS?

Thanks in advance.

- icrona

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.