Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20733 Discussions

Can I do a custom DDR interface to TI ADC?

Altera_Forum
Honored Contributor II
‎02-04-2010 01:32 PM
1,000 Views

I have a TI ADS6425 125-MSPS quad channel adc. We are currently using a Lattice part and customizing the interfacing using parts of the DDR logic blocks. Can I do the same targeting a Cyclone III with Quartus II?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-04-2010 02:21 PM
291 Views

Yes. The double data-rate registers in Cyclone III are also used by Altera software LVDS MegaFunctions to achieve data rates up to about 600 MBPS.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.