Cyclone III: AP mode, DATA[1], ASDO I/O in user mode ?

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Cyclone III: AP mode, DATA[1], ASDO I/O in user mode ?

1,290 Views

Hi,

an information in the cyclone III handbook section 3 (page 10-66) says that pin DATA[1], ASDO are not available in user mode if I use AP configuration mode. But there is also the information: "After AP configuration, DATA[1] is a dedicated bidirectional pin

with optional user control."

Is it possible to control this pin in user mode with an AP configuration mode ?

The same problem exist with DATA[7..2] and DATA[15..8].

Can I also control the PADD[23..0] in user mode to use the flash ?

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.