Ddr3 + stratix iv gx

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Ddr3 + stratix iv gx

848 Views

Hello,

I've a question regarding DDR3 x64 external memory and STRATIX IV GX - is it neccessary to connect all DQ groups to the same device edge ? In the reference design all DQ groups are connected to banks 3 and 4 on the bottom edge, I'd like to connect them to banks 3 and 2 on the bottom and left edge. I'm wondering if a connection like that is going to work ?

Thanks!

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.