Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20708 Discussions

Error using Stratix-IV HSSI hspice model kit

Altera_Forum
Honored Contributor II
1,374 Views

Using the stratix4gx_hssi_hspice_models_kit, I get an error running a sim of the demo "tx_nearend.sp" as listed below. Has anyone else seen this? 

 

Init: read install configuration file: C:\Apps\synopsys\Hspice_D-2010.03-SP2\meta.cfg 

**warning** *pvaW* macro `P_Q redefined at (./../inc/../inc/tx_demux2.va:313) 

**warning** *pvaW* macro `P_C redefined at (./../inc/../inc/tx_demux2.va:316) 

**warning** *pvaW* macro `P_K redefined at (./../inc/../inc/tx_demux2.va:319) 

**warning** *pvaW* macro `P_H redefined at (./../inc/../inc/tx_demux2.va:322) 

**warning** *pvaW* macro `P_EPS0 redefined at (./../inc/../inc/tx_demux2.va:325) 

**warning** *pvaW* macro `P_U0 redefined at (./../inc/../inc/tx_demux2.va:328) 

**info** *pvaI* Module (tx_demux2): 6 unexpanded port, 0 init, 6 behav, 4 contrib, 32/2 expr(s) 

**info** *pvaI* Module (tx_demux2): generated 4 flow node(s) during compilation. 

**info** *pvaI* Module (tx_clk): 3 unexpanded port, 0 init, 4 behav, 2 contrib, 32/2 expr(s) 

**info** *pvaI* variable tx_clk:<odd> defined but not used. 

**info** *pvaI* Module (tx_clk): generated 2 flow node(s) during compilation. 

**info** *pvaI*# ### Total 282 line-size(s), 64 expr(s), 6 contr(s), 0 init(s), 10 behav(s), 9 port(s) 

**info** the obsolete option acct is ignored 

**error** Definition of model/subckt "tx_demux2" is not found for the element "xtx_top.xdemux2". Please specify a defined model/subckt name. 

***** job aborted
0 Kudos
0 Replies
Reply