- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am new for FPGA
I am using
Arria 10 - 10AX115S2F45I1SG
My design uses PHY Lite for Parallel Interfaces FPGA IP.
When I enable signal tab in Asembler.
I have problem when synthesizing
Error(17044): Illegal connection on I/O input buffer primitive dynamo_0|dynamo_0|phy_lite_dq|phylite_0|core|arch_inst|u_phylite_io_bufs|data_io_buf_gen_grp[0].data_io_ibuf_gen[0].u_twentynm_io_ibuf. Source I/O pin dynamo_0_conduit_end_dq[24] drives out to destinations other than the specified I/O input buffer primitive. Modify your design so the specified source I/O pin drives only the specified I/O input buffer primitive.
This error would not appear if I did not "enable signal tab logic analyzer"
Please help me fix this problem. Thank you very much.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You are most likely tapping a post-fit node in your design that cannot be tapped. Look over the Node List in your Signal Tap file and see if you can tap either a pre-synthesis version of the node or another signal that feeds into the node you want to look at.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Another suggestion is to follow the PHYlite hardware simulation in https://www.intel.com/content/www/us/en/docs/programmable/683384/current/an-747-altera-phylite-for-parallel-interfaces.html
Since this is something we already developed and works.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Here is the second examples https://www.intel.com/content/www/us/en/docs/programmable/683231/current/to-design-example.html
Thanks
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Kenny_Tan
Thanks for your reply.
I am new. The examples you shared are quite brief about using signal tab
Please send me a tutorial or step by step example on using signal tab for arria 10
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Here you go, https://www.youtube.com/watch?v=R8vUERKTDzg
I attached a screenshot below for you to take note on the postfitsignaltap. You should watch the video completely.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page