LVDS and Clock Delay on Cyclone II

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

LVDS and Clock Delay on Cyclone II

773 Views

I'm trying to implement the ALTDQS for adding a clock delay on my DDR clock input. This works fine with a single ended input (DQS) but not with LVDS. It gives me following error:

"DQS does not support true differential I/O standards"

Is there a way to add a clock delay AND use LVDS? Or am I just doing something wrong?

thanks

Marcel

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.