Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Nios II Problem!

Altera_Forum
Honored Contributor II
1,181 Views

Hi Sir/Madam, 

 

 

Actually I am finding one problem in my design that after fusing the .sof files when I run software the processor get paused. 

This problem comes most of the time when I enable the signal tap. When the signal tap is disabled the software runs properly. what comes in console window of Nios II is as given below. 

I will be thankful for your kind sugestion. 

Have a nice day! 

 

 

Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Processor is already paused 

Reading System ID at address 0x00C10C60: verified 

Initializing CPU cache (if present) 

OK 

 

Downloading 00800020 ( 0%) 

Downloaded 63KB in 0.7s (90.0KB/s) 

 

Verifying 00800020 ( 0%) 

Verify failed between address 0x800020 and 0x80F89F 

Leaving target processor paused.  

 

Regards: 

SB Yadav
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
217 Views

mostly if all elecric connections ar correct, this is a timing issue 

 

is your memory at 0x80xxxx an external memory (i assume yes due to the memory size) 

 

do you use sdram ? if yes, have you cecked that the phase shift of the sdramclock is correct ? 

 

have you checked your timing ? do you get timing warnings ?
0 Kudos
Reply