Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20707 Discussions

PLL phase difference in this way

Altera_Forum
Honored Contributor II
1,083 Views

under this construction , can c0 output from inst4 have a phase difference of 90 degree relative to c0 output from inst8 ???

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
351 Views

Sure. They're both 2x clocks so they'll be edge-aligned(and Quartus will analyze any delay differences). Where it doesn't work is if you create a slower clock, such as a 1/2x clock, or 25MHz clock, with the two PLLs. There is no guarantee that theyir generated clock will be aligned, i.e. half the time the rising edge of one will correspond with the falling edge of another.

0 Kudos
Reply