- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
During development, test, and debug, etc...can I reprogram the Max II CPLD many times via JTAG? if yes, do I need to do anything to erase the old program first before the new program could be programmed? what "file extension" do I choose for programming when select "Programmer" from the Quartus II?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The device handbook specifies (only) 100 minimum erase and program cycles, so many times is relative. Typically, you can expect more, I never experienced an exhausted MAX II configuration flash. User flash endurance could be more problematic depending on the application. Sucessor MAX V has raised the user flash specification to 1000 cycles.
*.pof files should be selected for programming, erase will be done automatically without performing it separately.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
if I program the Verilog/VHDL code into a Max II device, which CFM or UFM section do I program the code to? and I'm expecting to erase or reprogram the code repeatedly during the Test/Debug phase.
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page