- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
From the example file on how to use SGDMA core provided by Altera, i found out that, they used speed up fifo, speed down fifo and timing adapter in between 2 sgdma core. picture shows the connection. What is the point of these speed changing FIFO?? i think they are just there to demo the use of fifo is capable of changing speed. In reality, they dun serve much purpose in this particular design. Am i right? Regards, MichaelLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
That design only shows DCFIFO capabilities in addition to SGDMA example.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page