Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20711 Discussions

What is the point of using speed up and speed down fifo?

Altera_Forum
Honored Contributor II
989 Views

Hi, 

 

 

From the example file on how to use SGDMA core provided by Altera, i found out that, they used speed up fifo, speed down fifo and timing adapter in between 2 sgdma core. picture shows the connection. 

What is the point of these speed changing FIFO?? i think they are just there to demo the use of fifo is capable of changing speed. In reality, they dun serve much purpose in this particular design. Am i right? 

 

 

 

Regards, 

Michael
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
303 Views

That design only shows DCFIFO capabilities in addition to SGDMA example.

0 Kudos
Reply