Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20737 Discussions

max10 dual configuration

Altera_Forum
Honored Contributor II
‎01-22-2015 08:08 PM
1,126 Views

I might be missing something but it doesn't seem possible to select dual configuration with memory initialization in any of the max 10 devices. Can anyone confirm this? 

 

If true this seems to be a disappointing limitation as it means it is not possible to implement a nios design using dual configuration.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-28-2015 01:44 PM
317 Views

I filed a service request to check and Altera confirm that dual configuration with memory initialization is not supported on the Max 10. However they said it is possible to implement a Nios dual configuration design by using the user flash memory (UFM) ip.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.