Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20707 Discussions

Unassigned pins of top level entity

Altera_Forum
Honored Contributor II
‎11-29-2009 03:20 PM
1,137 Views

Hello, 

 

Sometimes in simulation, I add some pins to the top level entity, but then I will not use them. 

 

What happen with the unassigned pins of the top level entity? Are they connected to some output pin of the FPGA?. 

 

 

Thank you
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎11-29-2009 05:36 PM
241 Views

 

--- Quote Start ---  

Are they connected to some output pin of the FPGA?. 

--- Quote End ---  

Yes, if you define output ports. The pin list can tell.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.