Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20707 Discussions

Using INIT_DONE and CONF_DONE

Altera_Forum
Honored Contributor II
‎12-07-2010 12:53 PM
904 Views

i'm using cyclone 3 and maxII devices. in the two devices i have a 10Hz clock that i need them to be synchronized. 

i don't have avaliable pins to use, so i thought using the INIT_DONE or CONF_DONE as an enable to the CPLD 10 HZ clock. 

i'm not sure if it is possible, and i wanted to know what is the delay between those signals to the real time in which the FPGA will start his 10HZ clk.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-10-2010 08:12 PM
204 Views

This is a really bad idea. both clocks will drift in time, so even if it works for a couple of secods, there is no guaranty that it will work for hours.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.