Tag: "Application Acceleration With FPGAs"

Top Taggers

User

Count

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Terms of Use
*Trademarks
Cookies
Privacy
Supply Chain Transparency
Site Map

	Need more infomation about intel MAP accelerator card by LilySpark Novice in Programmable Devices 09-01-2022 0 7	0	7
	Avalon streaming interface in HLS component can't connect to streams in streaming_dma_afu example. by RBash Novice in Programmable Devices 01-25-2021 0 5	0	5
	Not able to generate bitstream of design using devcloud by rsing108 New Contributor I in FPGA, SoC, And CPLD Boards And Kits 06-12-2020 0 8	0	8
	Synthesizing design for PAC with Arria 10 GX fails by RBash Novice in Intel® Quartus® Prime Software 05-11-2020 0 38	0	38
	IP Cores required for generating programming file for PAC with Arria 10 GX FPGA by RBash Novice in FPGA Intellectual Property 03-21-2020 0 3	0	3
	Duplicating memory writes along the PCIe bus by ZBrig Beginner in Programmable Devices 12-20-2019 0 1	0	1
	Power Consumption Estimation by MAsla5 Beginner in Intel® FPGA Software Installation & Licensing 11-28-2019 0 1	0	1
	When is it safe to use smart recompilation? by SAbde7 Beginner in Intel® Quartus® Prime Software 11-22-2019 0 7	0	7
	Can't view online free traning lessons about FPGA by Lambert New Contributor I in Intel® FPGA Software Installation & Licensing 11-12-2019 0 1	0	1
	How to fully constrain a design with several synchronous clock domains? by SAbde7 Beginner in Intel® Quartus® Prime Software 10-07-2019 0 1	0	1
	Model-Sim tries to compile header files not included in my project and fails. Model-Sim also fails to instantiate FIFOs and potentially other IPs because it looks it the work_rtl library instead of the altera_mf library by SAbde7 Beginner in FPGA Intellectual Property 09-04-2019 0 1	0	1
	Is there FPGA PAC for personal use or small studio? by MarioCanFly Beginner in FPGA, SoC, And CPLD Boards And Kits 09-04-2019 0 1	0	1
	how to reset registers in Verilog with minimal resource utilization. by SAbde7 Beginner in Intel® Quartus® Prime Software 08-28-2019 0 5	0	5
	Understanding Avalon-MM master in HLS generated code. by RBash Novice in Intel® High Level Design 08-23-2019 0 6	0	6
	Generation of STP file for SignalTap by KAkyo Beginner in Intel® Quartus® Prime Software 12-17-2018 0 2	0	2
	Data transfer via channels is taking more time by MFaiz Beginner in Intel® Quartus® Prime Software 12-07-2018 0 1	0	1
	Irregular parallelism on FPGA using OpenCL (sparsity) by mvemp Novice in Intel® Quartus® Prime Software 09-28-2018 0 1	0	1