- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have used Quartus II 14.1 (64-bit version).
I made a mod 3 asynchronous counter as Fig 1. The functional simulation issues the error message as Fig 2. And, the timing simulation result is weird. I expect the result sequence is 00->01>10->(temporally 11)->00->01->........ But, the result is weird as Fig3. Is this a simulator bug? Or, let me know what is a part of mistake. Th higher version of Quartus II 14 is as the same. Thanks, EdLink Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Iteration limits occur when you have a logic loop that cause the system to oscillate in 0 time. It's probably something to do with the loop cause by the resets
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I understand why the error has occurred.
However as to the solution, I am unsure which parts must be altered or modified in order for the simulator to perform correctly like an actual circuit. Actual circuit is working correctly.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It works good in version 13.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page