- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello All,
How to optimize the CPLD logic gates or logic blocks consumption using VHDL so as to minimize as much as possible of power consumption, logic gates usage and fasten the compile or build time. looking for valuable suggestions.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The synthesisor will do as much optimisation as it can, but more than that it is a question of functionality or implementation. Without seeing any code we cannot really comment on how to make it simpler.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page